CPE100: Digital Logic Design I

Midterm02 Review

http://www.ee.unlv.edu/~b1morris/cpe100/
Logistics

- Thursday Nov. 14\textsuperscript{th}
  - In normal lecture (13:00-14:15)
  - 1 hour and 15 minutes
- Chapters 2.7-3.4
  - Responsible for all material but emphasis on sections since Midterm01
- Closed book, closed notes
- No calculators
- Must show work and be legible for credit
Preparation

- Read the book (2\textsuperscript{nd} Edition)
  - Then, read it again
- Do example problems
  - Use both Harris and Roth books
- Be sure you understand homework solutions

- Come visit during office hours for questions

- Exam Advice: Be sure to attempt all problems.
  - Partial credit can only be given for something written on the page
  - Don’t spend too much time thinking – move on and come back
Chapter 2.7 K-Maps

- Logic minimization in graphical form
  - Generally easier than using Theorems/Axioms
  - Expected to know up to 5 variables

- Use K-map to encode truth table
  - Adjacent rows/columns only differ by a single bit to exploit combining
  - Implement both SOP (“1”) and POS (“0”) forms
    - Draw largest circle possible to cover each 1
  - Take advantage of Don’t Cares (“X”) to have more simple logic
Chapter 2.7 Kmap Example

- 5-input function (A,B,C,D,E)
  - Create two 4-input K-maps and “stack”

A = 0

<table>
<thead>
<tr>
<th>DE</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>4</td>
<td>12</td>
<td>8</td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>5</td>
<td>13</td>
<td>9</td>
</tr>
<tr>
<td>11</td>
<td>3</td>
<td>7</td>
<td>15</td>
<td>11</td>
</tr>
<tr>
<td>10</td>
<td>2</td>
<td>6</td>
<td>14</td>
<td>10</td>
</tr>
</tbody>
</table>

A = 1

<table>
<thead>
<tr>
<th>DE</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>16</td>
<td>20</td>
<td>28</td>
<td>24</td>
</tr>
<tr>
<td>01</td>
<td>17</td>
<td>21</td>
<td>29</td>
<td>25</td>
</tr>
<tr>
<td>11</td>
<td>19</td>
<td>23</td>
<td>31</td>
<td>27</td>
</tr>
<tr>
<td>10</td>
<td>18</td>
<td>22</td>
<td>30</td>
<td>26</td>
</tr>
</tbody>
</table>

- Draw bubbles within 4x4 and in between stack (above or below)
  - E.g. cell 5 and 21 \( \rightarrow \) B’CD’E
Example 8

\[ Y = \sum m(0, 1, 2, 3, 8, 9, 16, 17, 20, 21, 24, 25, 28, 29, 30, 31) \]

<table>
<thead>
<tr>
<th>DE</th>
<th>A = 0</th>
<th>BC</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>1</td>
<td>4</td>
<td>12</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>5</td>
<td>13</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>7</td>
<td>15</td>
<td>11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>6</td>
<td>14</td>
<td>10</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DE</th>
<th>A = 1</th>
<th>BC</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>19</td>
<td>23</td>
<td>1</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>18</td>
<td>22</td>
<td>1</td>
<td>26</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Chapter 2.8.1 - Mux

- Select one of N inputs for output
  - Select $\rightarrow \log_2 N$-bits

- Mux logic:
  - Use as a lookup table with zero outputs tied to ground and one output to $V_{DD}$
  - Use simplification technique for smaller mux size
    - Combine rows and move far right input variable into the output column
Chapter 2.8.2 Decoder

- Given $N$ inputs $\rightarrow 2^N$ (one-hot) outputs
  - Each output is a row of truth table

- Decoder logic:
  - Build SOP logic by OR-ing output

<table>
<thead>
<tr>
<th>$A_1$</th>
<th>$A_0$</th>
<th>$Y_3$</th>
<th>$Y_2$</th>
<th>$Y_1$</th>
<th>$Y_0$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ Y = A \oplus B \]
Chapter 2.9 Timing

- Takes time (delay) for input change to cause output change
  - Signal must travel through logic gates
- Two important delay components
  - **Propagation** - $t_{pd}$ is max time from input to final stable output (longest path)
  - **Contamination** - $t_{cd}$ is minimum time from input to first change in output (shortest path)
Chapter 2.9 Timing

Critical Path

Short Path

$A = 1 \rightarrow 0$
$B = 1$
$C = 0$
$D = 1$

$A = 1 \rightarrow 0$
$B = 1$
$C = 0$
$D = 1 \rightarrow 0$

$t_{pd}$
$Y = 1 \rightarrow 0$
$Y = 1 \rightarrow 0$

$t_{cd}$

Time

Time
Chapter 3 Sequential Logic Design

• Logic that depends on both current input as well as past input values (memory)

• State – all information about a circuit necessary to explain its future behavior

• Latches and flip-flops – state elements that store a single bit of state (memory element)

• Synchronous sequential circuits – combinational logic followed by a register
Chapter 3.2.1 SR Latch

- Bistable circuit to store state $Q$ and $\overline{Q}$
  - $S$ – set $Q = 1$
  - $R$ – reset $Q = 0$
  - $S = R = 0$ – hold $Q$ state

- Circuit symbol and operation
  - Note: logic does not hold for $S = R = 1$

<table>
<thead>
<tr>
<th>Case</th>
<th>$S$</th>
<th>$R$</th>
<th>$Q_{prev}$</th>
<th>$\overline{Q}_{prev}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>IV</td>
<td>0</td>
<td>0</td>
<td>$Q$</td>
<td>$\overline{Q}$</td>
</tr>
<tr>
<td>I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>III</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Chapter 3.2.2 D Latch

- Simplify SR Latch logic
  - $D$ – single input
  - $CLK$ – pass $D$ on high cycle
  - Avoids previous $Q \neq \overline{Q}$ case

(a)

(b)

(c)
Chapter 3.2.3 D Flip-Flop

- More tightly controlled timing than D latch
  - Only passes $D$ value on rising edge of $CLK$

- Edge-triggered device
  - Only activated on $CLK$ transition from 0→1
    - Samples value of $D$ at time of rising edge to pass through to $Q$
Chapter 3.2 Examples

• Given SR Latch provide output $Q$
Chapter 3.2 Examples

- Given D Latch provide output $Q$
  - Note: $Q$ “follows” $D$ during $CLK$ high period

\[\text{clk} \quad \text{D} \quad \text{Q}\]
Chapter 3.2 Examples

- Given D flip-flop provide output $Q$
Chapter 3.3 Sequential Circuit Design

- **Synchronous Design**
  - Every circuit element is either a register or a combinational circuit
  - At least one circuit element is a register
  - All registers receive the same clock signal
  - Every cyclic path contains at least one register

Identify sequential designs
Chapter 3.4 Finite State Machine

- Technique for representing synchronous sequential circuit
  - Consists of combinational logic and state register
  - Moore machine – output only dependent on state (not inputs)
Chapter 3.4 FSM Design Steps

1. Identify inputs and outputs
2. Sketch state transition diagram
3. Write state transition table
4. Select state encodings
5. Rewrite state transition table with state encodings
6. Write output table
7. Write Boolean equations for next state and output logic
8. Sketch the circuit schematic
Chapter 3.4 FSM Examples

• Given problem description, give state transition diagram

• Given state transition diagram, encode state and provide next state/output equations

• Given FSM circuit, describe what system does and give state transition/output tables
Chapter 3.4 FSM Examples

- Design an edge detector circuit. The output should go HIGH for one cycle after the input makes a $0 \rightarrow 1$ transition.

- Single input: A