CPE300: Digital System Architecture and Design

Fall 2011 MW 17:30-18:45 CBC C316

1-Bus Architecture and Datapath 10242011

http://www.egr.unlv.edu/~b1morris/cpe300/

Outline

- Midterm
- 1-Bus Microarchitecture
- Datapath
- 1-Bus Logic Design

Midterm Scores

- Max = 65.5, min = 28
- Mean = 48.6, std = 10.8
 - 48+ should feel pretty good
 - Mean + std should feel very good



Midterm Discussion

• Go through solutions on board

Chapter 4 - Processor Design

- 1. The Design Process
- 2. A 1-bus Microarchitecture for SRC
- 3. Data Path Implementation
- 4. Logic Design for the 1-bus SRC
- 5. The Control Unit
- 6. The 2- and 3-bus Processor Designs
- 7. The Machine Reset Process
- 8. Machine Exceptions

Register Transfer Descriptions

- Abstract RTN
 - Defines "what" not the "how" (Chapter 2)
 - Overall effect of instructions on programmer-visible registers
 - Implementation independent
 - Registers and operations
- Concrete RTN
 - Detailed register transfer steps in datapath to produce overall effect
 - Dependent on implementation details
 - Steps correspond to processor clock pulses

The (SRC) Design Process

- Informal description abstract RTN (Chapter 2)
- 2. Propose several block diagram architectures to support the abstract RTN
 - Develop RTN steps consistent with architecture
 - Track demands made by concrete RTN on hardware
- 3. Design datapath hardware and identify needed control signals
- 4. Design control unit to generate control signals

1-Bus SRC Microarchitecture

- 5 classic components of computer
 - Memory, Input, Output
 - CPU Control and Datapath



High-Level View of 1-Bus SRC Design



Copyright © 2004 Pearson Prentice Hall, Inc.

Microarchitecture Constraints

- One bus connecting registers
 - Only single register transfer at a time
- Memory address must be copied into memory address (MA) register by CPU
- Memory data written from or read into memory data (MD) register
- ALU operation
 - First operand always registered in A
 - Second operand always comes from bus
 - Result registered in C
- Information into IR and MA only from bus
 - Decoder (not shown) interprets contents of IR
 - MA supplies address to memory not CPU bus



RTN for ADD Instruction

- Develop steps to execute instruction
- Abstract RTN
 - □ (IR←M[PC]: PC←PC+4; instsruction_execution);
 - Instruction_execution := (...
 - add(:=op=12) \rightarrow R[ra] \leftarrow R[rb]+R[rc]:
 - ...);
- Concrete RTN
 - 3 concrete RT (T3, T4, T5)
 - 2 RT in To
 - 6 total clock cycles

Step	RTN	
ТО	MA \leftarrow PC: C \leftarrow PC+4;	_ C
Т1	MD←M[MA]: PC←C	[etc]
Т2	IR←MD	
Т3	A←R[rb]	on
Т4	C←A+R[rc];	cuti
Т5	R[ra] ← C	exe

Concrete RTN to Subunits

- ALU must be able to add two 32-bit values (ADD)
- ALU must be able to increment B input by 4
 C←PC+4;
- Memory read must use address from MA and return data to MD
 - □ MD←M[MA], IR←MD
- RT separated by colon (:) are operations in the same clock cycle
- Steps To-T2 make up instruction fetch and is the same for all instructions

RTN for ADDI Instruction

Abstract RTN

- □ (IR←M[PC]: PC←PC+4; instsruction_execution);
- Instruction_execution := (...
 - addi(:=op=13)→R[ra]←R[rb]+c2<16..0> {two's complement, sign-extend}:
 - ...);

Concrete RTN

- Same as ADD except step T4
- Requires hardware for sign extension

Step	RTN
т0-т2	Instruction Fetch
Т3	A←R[rb]
Т4	$C \leftarrow A+c2 \{ sign-extend \};$
Т5	R[ra] ← C

More Complete View of 1-Bus SRC Design

• Concrete RTN adds detail to the datapath



RTN for Load/Store Instruction

Abstract RTN

- $ld(:=op=1) \rightarrow R[ra] \leftarrow M[disp]:$
- st(:=op=3) \rightarrow M[disp] \leftarrow R[ra]:
 - disp<31..0>:=((rb=0)→c2<16..0> {sign-extend}:

 $(rb\neq 0) \rightarrow R[rb]+c2<16...0> \{sign-ext, 2's comp\}$

Concrete RTN

Step	RTN 1d	RTN st
T0-T2	Instruction Fetch	
Т3	A←(rb=0→0: rb≠0→R[[rb]);
Т4	C←A+(16@IR<16>#IR<1	50>);
Т5	MA ← C;	
Т6	$MD \leftarrow M[MA];$	MD ← R[ra]
т7	$R[ra] \leftarrow MD;$	$M[MA] \leftarrow MD;$

T3, T4 are effective address arithmetic calculation

Notes for Load/Store RTN

- To-T2 are same as for add (all instructions)
- T3-T5 are same for ld and st calculate disp
- Need way to use 0 for R[rb] when rb=0
- 15-bit sign extension of IR<16..0> is needed
- Memory read into MD at T6 of ld
- Write of MD into memory at T7 of st

RTN for Conditional Branch

Abstract RTN

- $br(:=op=8) \rightarrow (cond \rightarrow PC \leftarrow R[rb]):$
 - cond:=(
 - c3<2..0>=0→0:
 - c3<2..0>=1→1:
 - c3<2..0>=2→R[rc]=0:
 - c3<2..0>=3→R[rc]≠0:
 - c3<2..0>=4→R[rc]<31>=0:
 - c3<2..0>=5→R[rc]<31>=1):

Concrete RTN

alv	vays				
if	register	is	zero		
if	register	is	nonzero		
if	register	is	positive	or	zero
if	register	is	negative		

;never

Step	RTN
T0-T2	Instruction Fetch
Т3	CON←cond(R[rc]);
Т4	$CON \rightarrow PC \leftarrow R[rb];$

CON is 1-bit register that is set based on condition logic: the contents of c<2..0> and R[rc]

Notes on Conditional Branch RTN

- c3<2..0> are just 3 low order bits of IR
- cond() is evaluated by combinational logic
 circuit having inputs R[rc] and c3<2..0>
- One bit CON register is not accessible to the programmer
 - Holds intermediate output of combinational logic for the condition
- If branch succeeds
 - PC is replaced by contents of a general register

RTN for SRC Shift Right

Abstract RTN

shr(:=op=26)→R[ra]<31..0>←(n@0) #R[rb]<31..n>:

• n:=((c3<4..0>=0)→R[rc]<4..0>: (c3<4..0>≠0)→c3<4..0>): ;shift count in reg. ;shift cnt const. field

Concrete RTN

Step	RTN
Т0-Т2	Instruction Fetch
Т3	n ← IR<40>
Т4	$(n=0) \rightarrow (n \leftarrow R[rc] < 40>);$
Т5	C←R[rb]
Т6	Shr(:=n≠0→(C<310>←0#C<311>: n←n-1; Shr));
Т7	R[ra] ←C

T6 is repeated n times

Notes on Shift RTN

- Abstract RTN defines n with :=
- Concrete RTN has n as a physical register
- n is not only the shift count but used as a counter in step T6
 - T6 is repeated n times through recursive Shr call
 - Will require more complicated control, described later

Datapath/Control Unit Separation

- Interface between datapath and control consists of gate and strobe signals
 - Gate selects one of several values to apply to a common point (e.g. bus)
 - Strobe changes the contents of a register (flipflops) to match new inputs
- Type of flip-flop used in a register has significant impact on control and limited impact on datapath
 - Latch simpler hardware but more complex timing
 - Edge triggered simpler timing but approximately 2x hardware

Latch/Edge-Triggered Operation

Latch output follows input while strobe is high



• Edge-triggering samples input at the edge time



More Complete View of 1-Bus SRC Design

23

Add control signals and gate-level logic



Register File and Control Signals

- Register selection
 - IR decode of register fields
 - Grx signal to gate register rx by decoder
- R_{out} gates selected register onto the bus
- R_{in} strobes selected register from the bus
- Base address out BAout gates zero signal when R[0] is selected



Extracting Constants/op from IR

4 Op

- 3D blocks distinguish multi-bi elements
 - **Register flip-flops**
 - Tri-state bus drivers
- Sign bits fanned out from one to several bits and gated onto bus
 - IR<21> is sign bit of c1 and must be sign extended
 - IR<16> is sign bit of c2 and must be sign extended



Copyright © 2004 Pearson Prentice Hall, Inc.

Memory Interface



- MD is loaded from memory bus or from CPU bus
- MD can drive memory bus or CPU bus
- MA only gets address from CPU processor bus

ALU and Associated Registers

Add control lines to select ALU function
 INC4 for hardware supported PC increment



1-Bit ALU Logic-Level Design



Negative numbers in B

 $\label{eq:sigma} \begin{array}{l} {}^{\prime}(s_{i,1}{=}0) \text{ when SHL}{}^{\bullet}(i{=}0), (s_{i,1}{=}s_{31}) \text{ when SHC}{}^{\bullet}(i{=}0) \\ {}^{\dagger\dagger}(s_{i+1}{=}0) \text{ when SHR}{}^{\bullet}(i{=}31), (s_{i+1}{=}s_{31}) \text{ when SHRA}{}^{\bullet}(i{=}31) \end{array}$

Control Sequences

- Register transfers are the concrete RTN
- Control sequence are the control signals that cause the RT

Step	Concrete RTN	Control Sequence
ΤO	MA \leftarrow PC: C \leftarrow PC+4;	PC _{out} , MA _{in} , Inc4, C _{in}
T1	MD←M[MA]: PC←C	Read, C _{out} , PC _{in} , Wait
Т2	IR←MD	MD _{out} , IR _{in}
ТЗ	instruction_execution	

Wait prevents control sequence from advancing to step T2 until memory asserts Done

Control Steps, Control Signals, and Timing

- Order control signals are written is irrelevant for a given time step
 - Step To:
 - (Inc4, C_{in}, PC_{out}, MA_{in}) = (PC_{out}, MA_{in}, Inc4, C_{in})
- Timing distinction is made between gates and strobes
 - Gates early, strobes late in clock cycle
- Memory read should start as early as possible to reduce wait time
- MA must have correct value before being used for a read

Control for ADD Instruction

• add(:=op=12) \rightarrow R[ra] \leftarrow R[rb]+R[rc]:

Step	Concrete RTN	Control Sequence
ΤO	MA \leftarrow PC: C \leftarrow PC+4;	PC _{out} , MA _{in} , Inc4, C _{in}
T1	MD←M[MA]: PC←C	Read, C _{out} , PC _{in} , Wait
Т2	IR←MD	MD _{out} , IR _{in}
Т3	A←R[rb]	Grb, R _{out} , A _{in}
Т4	$C \leftarrow A + R[rc];$	Grc, R _{out} , ADD, C _{in}
Т5	R[ra] ← C	C _{out} , Gra, R _{in} , End

- Grx used to gate correct 5-bit register select code
- End signals the control to start over at step To

RTN for ADDI Instruction

• addi(:=op=13)→R[ra]←R[rb]+c2<16..0> {two's
complement, sign-extend}:

Step	Concrete RTN	Control Sequence
TO	MA \leftarrow PC: C \leftarrow PC+4;	PC _{out} , MA _{in} , Inc4, C _{in}
Τ1	MD←M[MA]: PC←C	Read, C _{out} , PC _{in} , Wait
Т2	IR←MD	MD _{out} , IR _{in}
Т3	A←R[rb]	Grb, R _{out} , A _{in}
Τ4	C←A+c2 {sign-extend};	c2 _{out} , ADD, C _{in}
Т5	R[ra] ← C	C _{out} , Gra, R _{in} , End

C2_{out} signal sign extends IR<16..0> and gates it to the bus

RTN for st Instruction

• st(:=op=3) \rightarrow M[disp] \leftarrow R[ra]:

• disp<31..0>:=((rb=0)→c2<16..0> {sign-extend}:

 $(rb\neq 0) \rightarrow R[rb]+c2<16..0> \{sign-ext, 2's comp\}$

Step	Concrete RTN	Control Sequence
т0-т2	instruction_fetch	
Т3	$A \leftarrow (rb=0 \rightarrow 0: rb\neq 0 \rightarrow R[rb]);$	Grb, BA _{out} , A _{in}
Т4	C←A+(16@IR<16>#IR<150>);	c2 _{out} , ADD, C _{in}
Т5	MA←C;	C _{out} , MA _{in}
Т6	MD←R[ra]	Gra, R _{out} , MD _{in} , Write
Т7	$M[MA] \leftarrow MD;$	Wait, End

• Notice the use of BA_{out} in step T3 not R_{out} as done in addi

Shift Counter

- Concrete RTN for shr relies upon a 5-bit register to hold the shift count
- Must load, decrement, and have a way to test if the contents equal o

34



Control for Shift Instruction

- shr(:=op=26) → R[ra]<31..0> ← (n@0) #R[rb]<31..n>:
 - n:=((c3<4..0>=0)→R[rc]<4..0>: ;shift count in reg. (c3<4..0>≠0)→c3<4..0>): ;count const. field

Step	Concrete RTN	Control Sequence
T0-T2	Instruction Fetch	
Т3	n ← IR<40>	clout, Ld
Т4	$(n=0) \rightarrow (n \leftarrow R[rc] < 40>);$	$n=0 \rightarrow (Grc, R_{out}, Ld)$
Т5	C←R[rb]	Grb, R _{out} , C=B, C _{in}
Т6	<pre>Shr(:=n≠0→ (C<310>←0#C<311>: n←n-1; Shr));</pre>	n≠0→(C _{out} , SHR, C _{in} , Decr, Goto6)
т7	R[ra] ← C	C _{out} , Gra, R _{in} , End

- Conditional control signals and repeating control are new concepts
 - Goto6 repeats step T6 but must be carefully timed for the looping

Branching

- Branch conditions dependent on cond field an a register value (not flag or flag register)
 - cond:=(
 - c3<2..0>=0→0:
 - c3<2..0>=1→1:
 - c3<2..0>=2→R[rc]=0:
 - c3<2..0>=3→R[rc]≠0:
 - c3<2..0>=4→R[rc]<31>=0:
 - c3<2..0>=5→R[rc]<31>=1): ;if register is negative
- ;never
 ;always
 ;if register is zero
 ;if register is nonzero
 ;if register is positive or zero
 ;if register is negative

Logic expression for condition

```
ouble cond = (c3<2..0>=1) v (c3<2..0>=2) ^ (R[rc]=0) v
(c3<2..0>=3) ^ ¬(R[rc]=0) v (c3<2..0>=4) ^ ¬R[rc]<31>
v (c3<2..0>=5) ^ R[rc]<31>
```

Conditional Value Computation



• NOR gate does test of R[rc]=0 on bus

Control for Branch Instruction

• br(:=op=8) \rightarrow (cond \rightarrow PC \leftarrow R[rb]):

Step	Concrete RTN	Control Sequence
T0-T2	Instruction Fetch	
Т3	CON←cond(R[rc]);	Grc, R _{out} , CON _{in}
Т4	$CON \rightarrow PC \leftarrow R[rb];$	Grb, R_{out} , $CON \rightarrow PC_{in}$, End

- Condition logic always connected to CON
 - R[rc] only needs to be placed on bus in T3
- Only PC_{in} is conditional in T4 since gating R[rb] to bus makes no difference if it is not used

Summary of Design Process

 Informal description ⇒ formal RTN description ⇒ block diagram arch. ⇒ concrete RTN steps ⇒ hardware design of blocks ⇒ control sequences ⇒ control unit and timing 39

- At each level, more decisions must be made
 - These decisions refine the design
 - Also place requirements on hardware still to be designed
- The nice one way process above has circularity
 - Decisions at later stages cause changes in earlier ones
 - Happens less in a text than in reality because
 - Can be fixed on re-reading
 - Confusing to first time student