

CPE300: Digital System Architecture and Design

Fall 2011

MW 17:30-18:45 CBC C316

1-Bus Architecture and Datapath

10262011

<http://www.egr.unlv.edu/~b1morris/cpe300/>

Outline


- 1-Bus Microarchitecture and Datapath Review
- 1-Bus Logic Design
- Control Unit

Register Transfer Descriptions

- Abstract RTN
 - Defines “what” not the “how” (Chapter 2)
 - Overall effect of instructions on programmer-visible registers
 - Implementation independent
 - Registers and operations
- Concrete RTN
 - Detailed register transfer steps in datapath to produce overall effect
 - Dependent on implementation details
 - Steps correspond to processor clock pulses


1-Bus SRC Microarchitecture

- 5 classic components of computer
 - Memory, Input, Output
 - CPU – Control and Datapath



Microarchitecture Constraints

- One bus connecting registers
 - Only single register transfer at a time
- Memory address must be copied into memory address (MA) register by CPU
- Memory data written from or read into memory data (MD) register
- ALU operation
 - First operand always registered in A
 - Second operand always comes from bus
 - Result registered in C
- Information into IR and MA only from bus
 - Decoder (not shown) interprets contents of IR
 - MA supplies address to memory not CPU bus




Copyright © 2004 Pearson Prentice Hall, Inc.

More Complete View of 1-Bus SRC Design

- Concrete RTN adds detail to the datapath

Figure 4.4



Figures 4.7, 4.8

Figure 4.10

Condition bit flip-flop

Figure 4.5

IR register logic and data paths

Figure 4.6

Figure 4.9

Shift counter register

RTN for ADD Instruction

- Develop steps to execute instruction
- Abstract RTN
 - $(IR \leftarrow M[PC] : PC \leftarrow PC+4; \text{instruction_execution});$
 - $\text{Instruction_execution} := (...$
 - $\text{add}(:=op=12) \rightarrow R[ra] \leftarrow R[rb] + R[rc] :$
 - $...);$

- Concrete RTN
 - 3 concrete RT (T3, T4, T5)
 - 2 RT in T0
 - 6 total clock cycles

| Step | RTN |
|------|---|
| T0 | $MA \leftarrow PC : C \leftarrow PC+4;$ |
| T1 | $MD \leftarrow M[MA] : PC \leftarrow C$ |
| T2 | $IR \leftarrow MD$ |
| T3 | $A \leftarrow R[rb]$ |
| T4 | $C \leftarrow A + R[rc];$ |
| T5 | $R[ra] \leftarrow C$ |

fetch

execution

RTN for ADD Instruction

- Develop steps to execute instruction
- Abstract RTN
 - $(IR \leftarrow M[PC] : PC \leftarrow PC+4; \text{instruction_execution});$
 - $\text{Instruction_execution} := (...$
 - $\text{add}(:=op=12) \rightarrow R[ra] \leftarrow R[rb] + R[rc] :$
 - $...);$

- Concrete RTN
 - 3 concrete RT (T3, T4, T5)
 - 2 RT in T0
 - 6 total clock cycles

| Step | RTN |
|------|---|
| T0 | $MA \leftarrow PC : C \leftarrow PC+4;$ |
| T1 | $MD \leftarrow M[MA] : PC \leftarrow C$ |
| T2 | $IR \leftarrow MD$ |
| T3 | $A \leftarrow R[rb]$ |
| T4 | $C \leftarrow A + R[rc];$ |
| T5 | $R[ra] \leftarrow C$ |

fetch

execution

RTN for Load/Store Instruction

• Abstract RTN

- $\text{ld}(\text{:=op}=1) \rightarrow R[\text{ra}] \leftarrow M[\text{disp}] :$
- $\text{st}(\text{:=op}=3) \rightarrow M[\text{disp}] \leftarrow R[\text{ra}] :$
 - $\text{disp} \langle 31..0 \rangle := ((\text{rb}=0) \rightarrow \text{c2} \langle 16..0 \rangle \text{ \{sign-extend\}} : (\text{rb} \neq 0) \rightarrow R[\text{rb}] + \text{c2} \langle 16..0 \rangle \text{ \{sign-ext, 2's comp\}})$

• Concrete RTN

| Step | RTN ld | RTN st |
|-------|---|---------------------------------------|
| T0-T2 | Instruction Fetch | |
| T3 | $A \leftarrow (\text{rb}=0 \rightarrow 0 : \text{rb} \neq 0 \rightarrow R[\text{rb}]) ;$ | |
| T4 | $C \leftarrow A + (16 @ \text{IR} \langle 16 \rangle \# \text{IR} \langle 15..0 \rangle) ;$ | |
| T5 | $\text{MA} \leftarrow C ;$ | |
| T6 | $\text{MD} \leftarrow M[\text{MA}] ;$ | $\text{MD} \leftarrow R[\text{ra}]$ |
| T7 | $R[\text{ra}] \leftarrow \text{MD} ;$ | $M[\text{MA}] \leftarrow \text{MD} ;$ |

T3, T4 are effective address arithmetic calculation

Notes for Load/Store RTN

- T₀-T₂ are same as for add (all instructions)
- T₃-T₅ are same for `ld` and `st` – calculate `disp`
- Need way to use 0 for `R[rb]` when `rb=0`
- 15-bit sign extension of `IR<16..0>` is needed
- Memory read into `MD` at T₆ of `ld`
- Write of `MD` into memory at T₇ of `st`

RTN for Conditional Branch

• Abstract RTN

- $\text{br} (:=\text{op}=8) \rightarrow (\text{cond} \rightarrow \text{PC} \leftarrow \text{R}[\text{rb}]) :$
 - $\text{cond} := ($
 - $\text{c3} \langle 2 \dots 0 \rangle = 0 \rightarrow 0 :$; never
 - $\text{c3} \langle 2 \dots 0 \rangle = 1 \rightarrow 1 :$; always
 - $\text{c3} \langle 2 \dots 0 \rangle = 2 \rightarrow \text{R}[\text{rc}] = 0 :$; if register is zero
 - $\text{c3} \langle 2 \dots 0 \rangle = 3 \rightarrow \text{R}[\text{rc}] \neq 0 :$; if register is nonzero
 - $\text{c3} \langle 2 \dots 0 \rangle = 4 \rightarrow \text{R}[\text{rc}] \langle 31 \rangle = 0 :$; if register is positive or zero
 - $\text{c3} \langle 2 \dots 0 \rangle = 5 \rightarrow \text{R}[\text{rc}] \langle 31 \rangle = 1) :$; if register is negative

• Concrete RTN

| Step | RTN |
|-------|---|
| T0-T2 | Instruction Fetch |
| T3 | $\text{CON} \leftarrow \text{cond}(\text{R}[\text{rc}]) ;$ |
| T4 | $\text{CON} \rightarrow \text{PC} \leftarrow \text{R}[\text{rb}] ;$ |

CON is 1-bit register that is set based on condition logic:
the contents of $\text{c} \langle 2 \dots 0 \rangle$ and $\text{R}[\text{rc}]$

Notes on Conditional Branch RTN

- $c3<2..0>$ are just 3 low order bits of IR
- $\text{cond}()$ is evaluated by combinational logic circuit having inputs $R[\text{rc}]$ and $c3<2..0>$
- One bit CON register is not accessible to the programmer
 - Holds intermediate output of combinational logic for the condition
- If branch succeeds
 - PC is replaced by contents of a general register

RTN for SRC Shift Right

• Abstract RTN

- $\text{shr}(\text{:=op}=26) \rightarrow R[\text{ra}] \leftarrow (n \neq 0) \# R[\text{rb}] \langle 31 \dots n \rangle :$
 - $n := ((c3 \langle 4 \dots 0 \rangle = 0) \rightarrow R[\text{rc}] \langle 4 \dots 0 \rangle : \quad ; \text{shift count in reg.}$
 $(c3 \langle 4 \dots 0 \rangle \neq 0) \rightarrow c3 \langle 4 \dots 0 \rangle) : \quad ; \text{shift cnt const. field}$

• Concrete RTN

| Step | RTN |
|-------|--|
| T0-T2 | Instruction Fetch |
| T3 | $n \leftarrow IR \langle 4 \dots 0 \rangle$ |
| T4 | $(n = 0) \rightarrow (n \leftarrow R[\text{rc}] \langle 4 \dots 0 \rangle) ;$ |
| T5 | $C \leftarrow R[\text{rb}]$ |
| T6 | $\text{Shr}(\text{:=} n \neq 0 \rightarrow (C \langle 31 \dots 0 \rangle \leftarrow 0 \# C \langle 31 \dots 1 \rangle : n \leftarrow n - 1 ; \text{Shr})) ;$ |
| T7 | $R[\text{ra}] \leftarrow C$ |

T6 is repeated n times

Notes on Shift RTN


- Abstract RTN defines n with $:=$
- Concrete RTN has n as a physical register
- n is not only the shift count but used as a counter in step T6
 - T6 is repeated n times through recursive `Shr` call
 - Will require more complicated control, described later

Datapath/Control Unit Separation


- Interface between datapath and control consists of gate and strobe signals
 - Gate – selects one of several values to apply to a common point (e.g. bus)
 - Strobe – changes the contents of a register (flip-flops) to match new inputs
- Type of flip-flop used in a register has significant impact on control and limited impact on datapath
 - Latch – simpler hardware but more complex timing
 - Edge triggered – simpler timing but approximately 2x hardware

Latch/Edge-Triggered Operation

- Latch output follows input while strobe is high



- Edge-triggering samples input at the edge time



More Complete View of 1-Bus SRC Design

- Add control signals and gate-level logic

Figure 4.4




Figure 4.10

Condition bit flip-flop

Figure 4.5

IR register logic and data paths



Figure 4.6

Figure 4.9

Shift counter register



Register File and Control Signals

- Register selection
 - IR decode of register fields
 - Grx signal to gate register rx by decoder
- R_{out} gates selected register onto the bus
- R_{in} strobes selected register from the bus
- Base address out BAout gates zero signal when $R[0]$ is selected




Extracting Constants/op from IR

- 3D blocks distinguish multi-bit elements
 - Register flip-flops
 - Tri-state bus drivers
- Sign bits fanned out from one to several bits and gated onto bus
 - $IR\langle 21 \rangle$ is sign bit of $c1$ and must be sign extended
 - $IR\langle 16 \rangle$ is sign bit of $c2$ and must be sign extended




Memory Interface



- MD is loaded from memory bus or from CPU bus
- MD can drive memory bus or CPU bus
- MA only gets address from CPU processor bus


ALU and Associated Registers

- Add control lines to select ALU function
 - INC4 for hardware supported PC increment





AND gates select appropriate output

[†]($s_{i-1}=0$) when $\text{SHL} \cdot (i=0)$, ($s_{i-1}=s_{i+1}$) when $\text{SHC} \cdot (i=0)$ ^{††}($s_{i+1}=0$) when $\text{SHR} \cdot (i=31)$, ($s_{i+1}=s_{31}$) when $\text{SHRA} \cdot (i=31)$

Control Sequences

- Register transfers are the concrete RTN
- Control sequence are the control signals that cause the RT

| Step | Concrete RTN | Control Sequence |
|------|---|-----------------------------------|
| T0 | $MA \leftarrow PC : C \leftarrow PC + 4;$ | $PC_{out}, MA_{in}, Inc4, C_{in}$ |
| T1 | $MD \leftarrow M[MA] : PC \leftarrow C$ | $Read, C_{out}, PC_{in}, Wait$ |
| T2 | $IR \leftarrow MD$ | MD_{out}, IR_{in} |
| T3 | <code>instruction_execution</code> | |

`Wait` prevents control sequence from advancing to step T2 until memory asserts `Done`

Control Steps, Control Signals, and Timing

- Order control signals are written is irrelevant for a given time step
 - Step To:
 - $(Inc4, C_{in}, PC_{out}, MA_{in}) = (PC_{out}, MA_{in}, Inc4, C_{in})$
- Timing distinction is made between gates and strobos
 - Gates early, strobos late in clock cycle
- Memory read should start as early as possible to reduce wait time
- MA must have correct value before being used for a read

Control for ADD Instruction

- $\text{add}(\text{:=op}=12) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] + R[\text{rc}] :$

| Step | Concrete RTN | Control Sequence |
|------|--|--|
| T0 | $\text{MA} \leftarrow \text{PC} : \text{C} \leftarrow \text{PC} + 4 ;$ | $\text{PC}_{\text{out}}, \text{MA}_{\text{in}}, \text{Inc4}, \text{C}_{\text{in}}$ |
| T1 | $\text{MD} \leftarrow \text{M}[\text{MA}] : \text{PC} \leftarrow \text{C}$ | $\text{Read}, \text{C}_{\text{out}}, \text{PC}_{\text{in}}, \text{Wait}$ |
| T2 | $\text{IR} \leftarrow \text{MD}$ | $\text{MD}_{\text{out}}, \text{IR}_{\text{in}}$ |
| T3 | $\text{A} \leftarrow \text{R}[\text{rb}]$ | $\text{Grb}, \text{R}_{\text{out}}, \text{A}_{\text{in}}$ |
| T4 | $\text{C} \leftarrow \text{A} + \text{R}[\text{rc}] ;$ | $\text{Grc}, \text{R}_{\text{out}}, \text{ADD}, \text{C}_{\text{in}}$ |
| T5 | $\text{R}[\text{ra}] \leftarrow \text{C}$ | $\text{C}_{\text{out}}, \text{Gra}, \text{R}_{\text{in}}, \text{End}$ |

- Grx used to gate correct 5-bit register select code
- End signals the control to start over at step T0

RTN for ADDI Instruction

- $\text{addi}(\text{:=op}=13) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] + c2\langle 16..0 \rangle \text{ \{two's complement, sign-extend\} :}$

| Step | Concrete RTN | Control Sequence |
|------|--|-----------------------------------|
| T0 | $MA \leftarrow PC : C \leftarrow PC + 4;$ | $PC_{out}, MA_{in}, Inc4, C_{in}$ |
| T1 | $MD \leftarrow M[MA] : PC \leftarrow C$ | $Read, C_{out}, PC_{in}, Wait$ |
| T2 | $IR \leftarrow MD$ | MD_{out}, IR_{in} |
| T3 | $A \leftarrow R[\text{rb}]$ | Grb, R_{out}, A_{in} |
| T4 | $C \leftarrow A + c2 \text{ \{sign-extend\};}$ | $c2_{out}, ADD, C_{in}$ |
| T5 | $R[\text{ra}] \leftarrow C$ | $C_{out}, Gra, R_{in}, End$ |

- $C2_{out}$ signal sign extends $IR\langle 16..0 \rangle$ and gates it to the bus

RTN for `st` Instruction



- `st (:=op=3) → M[disp] ← R[ra] :`
 - `disp<31..0> := ((rb=0) → c2<16..0> {sign-extend} :`
`(rb≠0) → R[rb]+c2<16..0> {sign-ext, 2's comp}`

| Step | Concrete RTN | Control Sequence |
|-------|--|---|
| T0-T2 | <code>instruction_fetch</code> | |
| T3 | <code>A ← (rb=0 → 0 : rb≠0 → R[rb]) ;</code> | <code>Grb, BA_{out}, A_{in}</code> |
| T4 | <code>C ← A + (16@IR<16>#IR<15..0>) ;</code> | <code>c2_{out}, ADD, C_{in}</code> |
| T5 | <code>MA ← C ;</code> | <code>C_{out}, MA_{in}</code> |
| T6 | <code>MD ← R[ra]</code> | <code>Gra, R_{out}, MD_{in}, Write</code> |
| T7 | <code>M[MA] ← MD ;</code> | <code>Wait, End</code> |

- Notice the use of `BAout` in step T3 not `Rout` as done in `addi`

Shift Counter

- Concrete RTN for `shr` relies upon a 5-bit register to hold the shift count
- Must load, decrement, and have a way to test if the contents equal 0



Control for Shift Instruction

- $\text{shr} (:=\text{op}=26) \rightarrow R[\text{ra}] \leftarrow (n \neq 0) \# R[\text{rb}] \leftarrow 31..n :$
 - $n := ((c3 \leftarrow 4..0) = 0) \rightarrow R[\text{rc}] \leftarrow 4..0 :$; shift count in reg.
 - $(c3 \leftarrow 4..0 \neq 0) \rightarrow c3 \leftarrow 4..0 :$; count const. field

| Step | Concrete RTN | Control Sequence |
|-------|---|---|
| T0-T2 | Instruction Fetch | |
| T3 | $n \leftarrow IR \leftarrow 4..0$ | clout, Ld |
| T4 | $(n=0) \rightarrow (n \leftarrow R[\text{rc}] \leftarrow 4..0) ;$ | $n=0 \rightarrow (\text{Grc}, R_{\text{out}}, \text{Ld})$ |
| T5 | $C \leftarrow R[\text{rb}]$ | $\text{Grb}, R_{\text{out}}, C=B, C_{\text{in}}$ |
| T6 | $\text{Shr} (:=n \neq 0 \rightarrow (C \leftarrow 31..0 \leftarrow 0 \# C \leftarrow 31..1 : n \leftarrow n-1 ; \text{Shr})) ;$ | $n \neq 0 \rightarrow (C_{\text{out}}, \text{SHR}, C_{\text{in}}, \text{Decr}, \text{Goto6})$ |
| T7 | $R[\text{ra}] \leftarrow C$ | $C_{\text{out}}, \text{Gra}, R_{\text{in}}, \text{End}$ |

- Conditional control signals and repeating control are new concepts
 - Goto6 – repeats step T6 but must be carefully timed for the looping

Branching

- Branch conditions dependent on cond field and a register value (not flag or flag register)

```

cond := (
  • c3<2..0>=0 → 0:           ;never
  • c3<2..0>=1 → 1:           ;always
  • c3<2..0>=2 → R[rc]=0:      ;if register is zero
  • c3<2..0>=3 → R[rc]≠0:      ;if register is nonzero
  • c3<2..0>=4 → R[rc]<31>=0:   ;if register is positive or zero
  • c3<2..0>=5 → R[rc]<31>=1 ): ;if register is negative

```


- Logic expression for condition

```

cond = (c3<2..0>=1) ∨ (c3<2..0>=2) ∧ (R[rc]=0) ∨
        (c3<2..0>=3) ∧ ¬(R[rc]=0) ∨ (c3<2..0>=4) ∧ ¬R[rc]<31>
        ∨ (c3<2..0>=5) ∧ R[rc]<31>

```

Conditional Value Computation



- NOR gate does test of $R[rc]=0$ on bus

Control for Branch Instruction

- $\text{br} (:= \text{op} = 8) \rightarrow (\text{cond} \rightarrow \text{PC} \leftarrow \text{R}[\text{rb}]) :$

| Step | Concrete RTN | Control Sequence |
|-------|---|---|
| T0-T2 | Instruction Fetch | |
| T3 | $\text{CON} \leftarrow \text{cond}(\text{R}[\text{rc}]) ;$ | $\text{Grc}, \text{R}_{\text{out}}, \text{CON}_{\text{in}}$ |
| T4 | $\text{CON} \rightarrow \text{PC} \leftarrow \text{R}[\text{rb}] ;$ | $\text{Grb}, \text{R}_{\text{out}}, \text{CON} \rightarrow \text{PC}_{\text{in}}, \text{End}$ |


- Condition logic always connected to CON
 - $\text{R}[\text{rc}]$ only needs to be placed on bus in T3
- Only PC_{in} is conditional in T4 since gating $\text{R}[\text{rb}]$ to bus makes no difference if it is not used

Summary of Design Process

- Informal description \Rightarrow formal RTN description \Rightarrow block diagram arch. \Rightarrow concrete RTN steps \Rightarrow hardware design of blocks \Rightarrow control sequences \Rightarrow control unit and timing
- At each level, more decisions must be made
 - These decisions refine the design
 - Also place requirements on hardware still to be designed
- The nice one way process above has circularity
 - Decisions at later stages cause changes in earlier ones
 - Happens less in a text than in reality because
 - Can be fixed on re-reading
 - Confusing to first time student

Clocking the Datapath

- Register transfers result from information processing
 - Register transfer timing – register to register
- Level sensitive latch flip-flops in example
- $t_{R2\text{valid}}$ is the period from begin of gate signal till inputs at R2 are valid
- t_{comb} is delay through combinational logic, such as ALU or cond logic



Signal Timing on the Datapath

- Several delays occur in getting data from R1 to R2
 - Gate delay through the 3-state bus driver— t_g
 - Worst case propagation delay on bus— t_{bp}
 - Delay through any logic, such as ALU— t_{comb}
 - Set up time for data to affect state of R2— t_{su}
- Data can be strobed into R2 after this time
$$t_{R2valid} = t_g + t_{bp} + t_{comb} + t_{su}$$
- Diagram shows strobe signal in the form for a latch. It must be high for a minimum time— t_w
- There is a hold time, t_h , for data after strobe ends

Signal Timing and Minimum Clock Cycle

- A total latch propagation delay is the sum

$$T_l = t_{su} + t_w + t_h$$

- All above times are specified for latch
 - t_h may be very small or zero
- The minimum clock period is determined by finding longest path from flip-flop output to flip-flop input
 - This is usually a path through the ALU
 - Conditional signals add a little gate delay
 - Minimum clock period is

$$t_{min} = t_g + t_{bp} + t_{comb} + t_l$$

Consequences of Flip-Flop Type

- Flip-flop types (Appendix A.12)
 - Level-triggered (latch) – state can change while clock is high
 - Edge-triggered – state changes only on a clock transition (high-to-low or low-to-high)
 - Master-slave – breaks feedback from output/input of register allowing on a single state change per clock cycle
- During the high part of a strobe a latch changes its output
 - If this output can affect its input, an error can occur (feedback)
- This can influence even the kind of concrete RTs that can be written for a data path
- If the C register is implemented with latches, then


$$C \leftarrow C + MD;$$
 is not legal
- If the C register is implemented with master-slave or edge triggered flip-flops, it is OK

The Control Unit


- Brain of a machine
- Datapath implementation led to control sequences to implement instructions
- Control unit will generate the control sequences
 - Logic to enable control signal
 - Timing of signals
- The control unit's job is to generate the control signals in the proper sequence
- Things the control signals depend on
 - The time step T_i
 - The instruction op code (for steps other than T_0 , T_1 , T_2)
 - Some few datapath signals like CON, $n=0$, etc.
 - Some external signals: reset, interrupt, etc. (to be covered)
- The components of the control unit are: a time state generator, instruction decoder, and combinational logic to generate control signals

Detailed Control Unit


Clock and control sequence



Instruction decode



Exception signals



Control signals for datapath

Control Signal Encoder Logic

- Write equation describing control signal
 - Find all occurrences of control signal in entire set of control sequences
 - Equation implemented by digital logic gates

| Step | Fetch Control Sequence | Step | ADD Control Sequence | Step | ADDI Control Sequence |
|------|--|------|---|------|---|
| T0 | PC _{out} , MA _{in} , Inc4, C _{in} | T3 | Grb, R _{out} , A _{in} | T3 | Grb, R _{out} , A _{in} |
| T1 | Read, C _{out} , PC _{in} , Wait | T4 | Grc, R _{out} , ADD, C _{in} | T4 | c2 _{out} , ADD, C _{in} |
| T2 | MD _{out} , IR _{in} | T5 | C _{out} , Gra, R _{in} , End | T5 | C _{out} , Gra, R _{in} , End |

| Step | SHR Control Sequence | Step | ST Control Sequence | Step | BR Control Sequence |
|------|---|------|--|------|---|
| T3 | clout, Ld | T3 | Grb, BA _{out} , A _{in} | T3 | Grc, R _{out} , CON _{in} |
| T4 | n=0 → (Grc, R _{out} , Ld) | T4 | c2 _{out} , ADD, C _{in} | T4 | Grb, R _{out} , CON → PC _{in} , End |
| T5 | Grb, R _{out} , C=B, C _{in} | T5 | C _{out} , MA _{in} | | |
| T6 | n≠0 → (C _{out} , SHR, C _{in} , Decr, Goto6) | T6 | Gra, R _{out} , MD _{in} , Write | | |
| T7 | C _{out} , Gra, R _{in} , End | T7 | Wait, End | | |

Control Signal Examples


| Step | Fetch Control Sequence | Step | ADD Control Sequence | Step | ADDI Control Sequence |
|------|--|------|---|------|---|
| T0 | PC _{out} , MA _{in} , Inc4, C _{in} | T3 | Grb, R _{out} , A _{in} | T3 | Grb, R _{out} , A _{in} |
| T1 | Read, C _{out} , PC _{in} , Wait | T4 | Grc, R _{out} , ADD, C _{in} | T4 | c2 _{out} , ADD, C _{in} |
| T2 | MD _{out} , IR _{in} | T5 | C _{out} , Gra, R _{in} , End | T5 | C _{out} , Gra, R _{in} , End |

| Step | SHR Control Sequence | Step | ST Control Sequence | Step | BR Control Sequence |
|------|---|------|--|------|---|
| T3 | c1 _{out} , Ld | T3 | Grb, BA _{out} , A _{in} | T3 | Grc, R _{out} , CON _{in} |
| T4 | n=0 → (Grc, R _{out} , Ld) | T4 | c2 _{out} , ADD, C _{in} | T4 | Grb, R _{out} , CON → PC _{in} , End |
| T5 | Grb, R _{out} , C=B, C _{in} | T5 | C _{out} , MA _{in} | | |
| T6 | n≠0 → (C _{out} , SHR, C _{in} , Decr, Goto6) | T6 | Gra, R _{out} , MD _{in} , Write | | |
| T7 | C _{out} , Gra, R _{in} , End | T7 | Wait, End | | |


$$\square \text{ Gra} = T5 \cdot (\text{add} + \text{addi}) + T6 \cdot \text{st} + T7 \cdot \text{shr} + \dots$$

- Use of datapath conditions

$$\square \text{ Grc} = T4 \cdot \text{add} + T4 \cdot (n=0) \cdot \text{shr} + \dots$$




Branching in the Control Unit



- Tri-state gates allow 6 to be applied to counter input
- Reset will synchronously reset counter to step T₀
- Mck is the master clock oscillator signal

Clocking Logic

- Generates Run signal
- Generate synchronized done signal SDone
- Generates R, W from Read, Write control
- Generates Enable which controls counter



Completed 1-Bus Design

- High level architecture block diagram
- Concrete RTN steps
- Hardware design of registers and data path logic
- Revision of concrete RTN steps where needed
- Control sequences
- Register clocking decisions
- Logic equations for control signals
- Time step generator design
- Clock run, stop, and synchronization logic