

Algorithm-Hardware Codesign of Fast Parallel Round-Robin Arbiters

S. Q. Zheng[†] and Mei Yang[‡]

[†]Department of Computer Science

University of Texas at Dallas, Richardson, TX 75083-0688, USA

[‡]Department of Electrical and Computer Engineering

University of Nevada, Las Vegas, NV 89154-4026, USA

Email: [†]sizheng@utdallas.edu, [‡]meiyang@egr.unlv.edu

Abstract—As a basic building block of a switch scheduler, a fast and fair arbiter is critical to the efficiency of the scheduler, which is the key to the performance of a high-speed switch or router. In this paper, we propose a parallel round-robin arbiter (PRRA) based on a simple binary search algorithm, which is specially designed for hardware implementation. We prove that our PRRA achieves round-robin fairness under all input patterns. We further propose an improved (IPRRA) design that reduces the timing of PRRA significantly. Simulation results with TSMC $.18\mu\text{m}$ standard cell library show that PRRA and IPRRA can meet the timing requirement of a terabit 256×256 switch. Both PRRA and IPRRA are much faster and simpler than the programmable priority encoder (PPE), a well-known round-robin arbiter design. We also introduce an additional design which combines PRRA and IPRRA and provides tradeoffs in gate delay, wire delay, and circuit area. With the binary tree structure and high performance, our designs are scalable for large N and useful for implementing schedulers for high-speed switches and routers.

Keywords: Arbitration, circuits and systems, matching, parallel processing, round-robin arbiter, switch scheduling.

I. INTRODUCTION

The growing demand for bandwidth fosters the need for terabit packet switches and routers. There are three major aspects in the design and implementation of a high-speed packet switch and router: (1) a cost-effective switching fabric that provides conflict-free paths between input ports and output ports; (2) a switch scheduling algorithm that chooses which packets to be sent from input ports to output ports; and (3) a fast mechanism that generates control signals for switching elements to set up conflict-free paths between inputs and outputs of the switching fabric. For a given switching fabric, a fast arbitration scheme can be used to implement (2) and (3). Hence, the design of a fast arbitration scheme is critical to the design of a high-speed packet switch or router [4], [15].

In this paper, we focus on the arbitration of a cell-based crossbar switch for unicast I/O connections. Consider an $N \times N$ switch with N input ports I_0, I_1, \dots, I_{N-1} , and N output ports O_0, O_1, \dots, O_{N-1} . Fig. 1(a) shows the block diagram of an 8×8 switch. Fig. 1(b) shows a crossbar switching fabric. To avoid head-of-line blocking [13], each input port maintains N virtual output queues (VOQs), each dedicated to holding cells destined for its associated output port. The task of the scheduling algorithm running in the scheduler is to decide a set of

conflict-free connections between input ports and output ports. Noticeably, in high performance switches, it is commonly that cell arriving, scheduling and switching, and departing are operated in a pipelined way [5]. All cells arriving in the current cell slot will be considered for scheduling and switching in the next cell slot. As the switching speed of the switching fabric increasing rapidly, the speed of the scheduler is critical to the performance of a switch.




Fig. 1. A 8×8 switch: (a) block diagram, and (b) crossbar switching fabric.

The cell scheduling problem for VOQ-based switches can be abstracted as a bipartite matching problem [16] on the bipartite graph composed of nodes of input ports and output ports and edges of connection requests from input ports to output ports. A maximum size matching is one with the maximum number of edges. A maximal size matching is one which cannot be included in any other matching. It has been proved that the size of a maximal size matching is at least half the size of a maximum size matching [12]. The most efficient maximum size matching algorithms [7], [21], running in $O(N^{2.5})$ time, are infeasible for high speed implementation and can cause unfairness [17]. Most practical scheduling algorithms proposed, such as PIM [1], λ SLIP [16], DRRM [4], FIRM [18], SRR [10], and PPA [3], are iterative algorithms that approximate a maximum size matching by finding a maximal size matching.

Most of these maximal size matching algorithms consist of multiple iterations, each composed of either three steps, Request-Grant-Accept (RGA), or two steps, Request-Grant (RG). All these algorithms can be implemented by the hard-

were scheduler architecture shown in Fig. 2 [16]. In such a scheduler, each input/output port is associated with an arbiter, and there are $2N$ such arbiters. Each arbiter is responsible for selecting one out of N requests. Output port arbiters operate in parallel to select their matched input ports respectively and input port arbiters operate in parallel to select their matched output ports respectively. Newly matched input/output pairs are added to previously matched pairs. This process continues until no more matched pairs can be found or a predetermined number of iterations is reached.




Fig. 2. Block diagram of a scheduler based on an RGA/RG maximal size matching algorithm.

Clearly, as the basic building block of the scheduler shown in Fig. 2, the design of a fast and fair arbiter is critical to the performance of the scheduler. Let T_s and T_a be the time for a cell slot and an arbitration cycle respectively, and let I be the number of iterations performed in a cell slot. In order for the scheduler to work properly, it must be $2T_a I \leq T_s$. If I is fixed, smaller T_a corresponds to smaller T_s . If T_s is fixed, smaller T_a means more iterations can be performed in each cell slot, which implies a larger matching can be found. An important issue in designing an arbiter is how to ensure fair service to all requesters. The most commonly used scheme for ensuring fairness is round-robin. In this scheme, all input ports are arranged as a directed loop. The input port that follows the input port being served in the current cell slot is assigned the highest priority in the next cell slot. The input port being served in the current slot is assigned the lowest priority in the next cell slot. The priorities of other input ports are determined by their positions in the loop starting from the input port that is being served. It is worthy to point out that the fairness in arbitration directly affects the fairness of the scheduler. A fair scheduler may not always yield a larger size matching, but it will improve the quality of service in terms of lower average cell delay.

In [6], Gupta and McKeown surveyed previously well-known round-robin arbiter designs, and proposed two new programmable priority encoder (PPE) designs, both having $O(\log N)$ -gate delay. Design 1 uses a $(\log N \times N)$ decoder, an N -bit ripple priority encoder, and a conventional N -bit priority encoder, each of which has $O(\log N)$ -gate delay. Design 2 improves Design 1 by using a $\log N \times N$ thermometer decoder, and two N -bit priority encoders operating in parallel, as shown in Fig. 3. In this design, a subset of the requests Req_{thm} is

first extracted from Req as $Req_{thm} = \{Req_i | i \geq p\}$, where p is the selection starting point, using the thermometer vector generated from the thermometer encoder. Then the two priority encoders generate the grants for Req_{thm} and Req respectively. The final grant vector Gnt is generated based on the two sets of grants Gnt_{thm} and Gnt_{pre} as follows: if there is any grant in Gnt_{thm} , then $Gnt = Gnt_{thm}$, otherwise, $Gnt = Gnt_{pre}$. As one can see, both designs are too complicated for the simple round-robin scheme.




Fig. 3. Block diagram of the PPE design.

In [3], Chao *et al.* proposed the ping-pong arbiter (PPA), which features an $O(\log N)$ -level tree structure. Clearly, PPA has $O(\log N)$ -gate delay. Fig. 4 shows a 16-input ping-pong arbiter, featuring a 4-layer complete binary tree structure. Each node in the tree is a 2-input ping-pong arbiter (AR2). The basic function of an AR2 is favoring its two subtrees alternately if both subtrees have requests. By associating a 1-bit memory with each internal node of the tree, this arbiter implements the round-robin selection rule under the condition that all N requests are present in each cell slot. However, when there are less than N requests present, PPA can cause unfairness. For example, when $N/2 + 1$ input ports repeatedly request service in the pattern that one input port's request is captured by one half of the tree and the remaining input ports' requests are captured by the other half of the tree, this arbiter grants the one input port $N/2$ times more than each of the remaining $N/2$ input ports, resulting in unfairness. In situations as such, PPA cannot provide round-robin fairness. One can see from Fig. 2 in [3] that the performance of scheduling algorithm based on PPA is worse than iSLIP and DRRM which are based on PPE. Using the same idea of "ping-pong" [3], another arbiter design, called switch arbiter (SA), was proposed in [19]. An SA is constructed by a tree structure composed of 4×4 SA nodes. An SA node consists of a D flip-flop, 4 priority encoders, a 4-bit ring counter, five 4-input OR gates, and four 2-input AND gates. SA is faster than PPA, but it is more complex in structure. As a PPA, the SA is not fair for nonuniformly distributed requests.

In this paper, we show how to apply algorithm-hardware codesign to design simple and fast round-robin arbiters. We




Fig. 4. Block diagram of the PPA design.

present a parallel round-robin arbiter (PRRA) based on a simple binary search algorithm that is suitable for hardware implementation. PRRA is essentially a combinational circuit implementation of a binary tree structure. The arbitration process of PRRA consists of two traces, up-trace and down-trace. The up-trace is a subprocess of collecting the request and round-robin priority information, and the down-trace is a subprocess of decision making based on the information collected in the up-trace. The PRRA design has $O(\log N)$ -gate delay and consumes $O(N)$ gates. We further present an improved (IPRRA) design that significantly reduces the timing of PRRA by overlapping up-traces and down-traces of all subtrees. Our simulation results with TSMC $.18\mu\text{m}$ standard cell library show that PRRA and IPRRA can meet the timing requirement of a terabit 256×256 switch. Both PRRA and IPRRA are much faster and simpler than PPE. We also introduce an additional design which combines PRRA and IPRRA and provides tradeoffs in gate delay, wire delay, and circuit area. With the binary tree structure and high performance, our designs are scalable for large N and useful for implementing schedulers for high-speed switches and routers.

The rest of the paper is organized as follows. Section II presents the design of PRRA and gives the analysis of its correctness and complexity. Section III generalizes PRRA and describes the improved PRRA (IPRRA) design. A general approach of finding tradeoffs among gate delay, wire delay, and circuit area is also presented. Section IV presents simulation results of PRRA and IPRRA and comparisons with PPE, PPA, and SA. Section V concludes the paper.

II. DESIGN OF PARALLEL ROUND-ROBIN ARBITER

A. Problem Definition

The function of request arbitration is defined as follows. Given binary inputs R_i and H_i , $0 \leq i \leq N-1$, compute binary outputs G_i , $0 \leq i \leq N-1$. Depending on the values of H_i 's, we have two variations:

HUA: Head Uniqueness Arbitration: At any arbitration time,

one and only one of H_i 's can be in the 1-state. Assume that $H_j = 1$, G_i 's are set as follows:

$$G_i = \begin{cases} 1 & \text{for } i = (j + a) \bmod N, \text{ if there exists} \\ & a = \min\{b \mid R_{(j+b) \bmod N} = 1, 0 \leq b \leq N-1\}, \\ 0 & \text{otherwise.} \end{cases} \quad (1)$$

NHA: No Head Arbitration (NHA): If $H_i = 0$ for all $0 \leq i \leq N-1$, then

$$G_i = \begin{cases} 1 & \text{for } i = a, \text{ if there exists } a = \min\{j \mid R_j = 1, \\ & 0 \leq j \leq N-1\}, \\ 0 & \text{otherwise.} \end{cases} \quad (2)$$

HUA corresponds to *round-robin priority*, where H_i 's are used as a *circular pointer*. NHA corresponds to *linear-priority arbitration*, for which all $H_i = 0$, implying that input 0 always has the highest priority. An arbiter is a hardware device that implements a given arbitration priority scheme. A round-robin arbiter implements HUA and the following additional functionality of updating H_i 's after the operation specified in Eqn. (1): if $G_i = 1$ then $H_i \leftarrow 0$ and $H_{(i+1) \bmod N} \leftarrow 1$. We aim at designing arbiters based on HUA, but we also consider NHA for the following two reasons: (i) HUA and NHA designs can be unified so that a single design is capable of handling both HUA and NHA; (ii) in our HUA designs, NHA can be used as an initiation step in the first arbitration cycle.

B. Round-Robin Arbitration Search Algorithm

Our goal is to design an optimal-time round-robin arbitration algorithm suitable for hardware implementation. Treating arbitration as a computation task, the problem of finding the desired input request among N possibilities requires $\Theta(\log N)$ time, regardless of the number of processing elements used as long as all basic processing elements are of interconnection degrees (i.e., the number of similar elements one element can be connected to) bounded by a constant. This is because the arbitration problem can be reduced to the problem of computing OR of N Boolean variables, which requires $\Omega(\log N)$ time [9].

The process of designing a special-purpose architecture (circuit or system) for a specific computational task is called algorithm-hardware codesign, which is a restricted form of widely known hardware-software codesign. The product of algorithm-hardware codesign is a high-performance hardware algorithm frequently invoked in a more complex computational environment. The methodology of algorithm-hardware codesign, and its generalization hardware-software codesign, is commonly adopted in designing embedded systems. For the algorithm-hardware codesign of round-robin arbiters, it is a natural choice to use a tree of bounded degree to characterize the arbitration processing structure, and apply parallel processing techniques to achieve the least possible processing time. In addition, the hardware implementation should be as simple as possible.

Define a *round-robin arbitration tree* (RRA-tree) of size N as a $(\log N + 1)$ -level complete binary tree. Nodes are partitioned into levels. The node at level 0 is called the *root node* (*r-node*). Nodes at level 1 to level $\log N - 1$ are called *internal nodes* (*i-nodes*). Nodes at level $\log N$ are called *leaf nodes*




Fig. 5. An RRA-tree for $R_0R_1R_2R_3 = 1011$ and $H_0H_1H_2H_3 = 1000$

S^1	S^0	States
0	0	There is no $H_k = 1$ in the subtree rooted at u and the number of $R_i = 1$ in this subtree is 0.
0	1	There is no $H_k = 1$ in the subtree rooted at u , and the number of $R_i = 1$ in this subtree is > 0 .
1	0	$H_k = 1$ is in the subtree rooted at u and the number of $R_i = 1$ such that $i \geq k$ in this subtree is 0.
1	1	$H_k = 1$ is in the subtree rooted at u and the number of $R_i = 1$ such that $i \geq k$ in this subtree is > 0 .

TABLE I

S^1 and S^0 USED TO CODE THE STATE OF l -NODES OF A (SUB)TREE ROOTED AT AN i -NODE OR THE r -NODE.

(l -nodes). The l -nodes of an RRA-tree are labeled from 0 to $N - 1$ from left to right such that R_i and H_i are associated with l -node i . Fig. 5 shows the structure of an RRA-tree of size 4. Following the binary tree structure, larger size RRA-trees can be constructed from smaller size RRA-trees recursively.

The *state of an RRA-tree* is defined by R_i 's and H_i 's associated with its l -nodes. Let u be a node in an RRA-tree. We use two bits S^1 and S^0 to code the state of l -nodes in the subtree rooted at u as in Table I. Since the RRA-tree is recursively defined, its state is also recursively defined. For an l -node i , $S^1 = H_i$ and $S^0 = R_i$. We associate the state of a (sub)tree T with its root node u , and we use the *state of node u* to refer to the state of T . In Fig. 5, the state of each node is given within the circle representing the node.

Now we present a simple binary search algorithm, named RRA-SEARCH, for finding the desired input request in an RRA-tree, assuming that S^1S^0 is available for every node in the tree. This algorithm is the basis of our round-robin arbiter designs, which will be given shortly. Let v and w be the left and right child of u respectively. We use $S^1S^0(u)$, $S_L^1S_L^0(u)$, and $S_R^1S_R^0(u)$ to denote the state of u , v , and w respectively. When node u is clear from the context, we omit u and use S^1S^0 , $S_L^1S_L^0$, and $S_R^1S_R^0$ instead. Starting from the r -node, algorithm RRA-SEARCH recursively makes a decision of selecting the left subtree or right subtree, depending on the values of $S_L^1S_L^0(u)$ and $S_R^1S_R^0(u)$ of the current node u until an l -node is reached. Table II gives the actions for all cases, where “left” or “right” indicates selecting the left or right subtree of u respectively,

S_L^1	S_L^0	S_R^1	S_R^0	Action			
				HUA		NHA	
				r -node	i -node	r -node	i -node
0	0	0	0	—	—	right	right
0	0	0	1	—	right	right	right
0	0	1	0	right	right	—	—
0	0	1	1	right	right	—	—
0	1	0	0	—	left	left	left
0	1	0	1	—	left	left	left
0	1	1	0	left	left	—	—
0	1	1	1	right	right	—	—
1	0	0	0	left	left	—	—
1	0	0	1	right	right	—	—
1	0	1	0	—	—	—	—
1	0	1	1	—	—	—	—
1	1	0	0	left	left	—	—
1	1	0	1	left	left	—	—
1	1	1	0	—	—	—	—
1	1	1	1	—	—	—	—

TABLE II

SEARCH ACTION TO BE TAKEN AT A NON-LEAF NODE u .

and “—” indicates that the combination of $S_L^1S_L^0S_R^1S_R^0$ and the type of node u is impossible by the definition of S^1S^0 coding under HUA or NHA. Impossible cases are included in the table for completeness even though they will not be encountered. Our algorithm RRA-SEARCH, which can be applied to HUA and NHA using corresponding columns in Table II, is as follows:

Algorithm RRA-SEARCH

Input: An RRA-tree with state information available in every node.

Output: The desired l -node if at least one l -node having non-zero request.

begin

Search the action in the column “ r -node” of Table II using $S_L^1S_L^0S_R^1S_R^0$ of the r -node.

if the corresponding action is “left”

then $u \leftarrow$ left child of r ;

else $u \leftarrow$ right child of r .

while u is not an l -node **do**

Use $S_L^1S_L^0S_R^1S_R^0$ of u as index to search the action in the column “ i -node” of Table II.

if the corresponding action is “left”

then $u \leftarrow$ left child of u ;

else $u \leftarrow$ right child of u .

end-while

if $S^1S^0 = \times 0$ for u

then output “no desired request”;

else output u .

end

C. Correctness of RRA-SEARCH

In this subsection, we prove the correctness of RRA-SEARCH algorithm when it is applied to HUA and NHA.

Theorem 1: RRA-SEARCH algorithm is correct when it is applied to NHA.

Proof: Since none of H_i 's is 1, $S^1 = 0$ for every node of RRA-tree. Thus, $S_L^1S_L^0S_R^1S_R^0 \neq 1 \times \times \times$ and $S_L^1S_L^0S_R^1S_R^0 \neq \times \times 1 \times$ ¹. The entries in the columns of r -node and i -node of Table II under NHA marked “—” correspond to these impossible cases.

¹In the rest of this paper, symbol \times is used to indicate a “don't care” condition.

The only legal values of $S^1 S^0$ are 00 and 01. According to the definition of $S^1 S^0$, $S^1 S^0 = 00$ and $S^1 S^0 = 01$ are recursively defined as shown in Fig. 6. By Table II, the actions taken from the r -node to an l -node by RRA-SEARCH can be modeled by a finite-state automata, with its states directly corresponding to the states of nodes in RRA-trees and its transition diagram shown in Fig. 7.




Fig. 6. Recursive definition of $S^1 S^0 = 00$ and $S^1 S^0 = 01$.




Fig. 7. State diagram describing RRA-SEARCH for NHA: (a) $S^1 S^0 = 00$ for the r -node; (b) $S^1 S^0 = 01$ for the r -node.

In Fig. 7, the value of $S^1 S^0$ is used to label the state of a node, and $S_L^1 S_L^0 S_R^1 S_R^0 / \text{left}$ (resp. $S_L^1 S_L^0 S_R^1 S_R^0 / \text{right}$) indicates RRA-SEARCH continues the search by selecting the left (resp. right) subtree based on the values of $S_L^1 S_L^0 S_R^1 S_R^0$ of the current node. For a particular state $S^1 S^0$ of the r -node, the only state is the starting and ending state, and the state transitions follow the transition arcs. Suppose the state of the r -node is $S^1 S^0 = 01$, if $S_L^1 S_L^0 S_R^1 S_R^0 = 010x$ for the r -node, RRA-SEARCH selects the left branch of the RRA-tree, and the state of its left child is also 01; if $S_L^1 S_L^0 S_R^1 S_R^0 = 0001$ for the r -node, RRA-SEARCH selects the right branch of the RRA-tree and the state of its right child is also 01. As shown in Fig. 7, the state repeats until it reaches an l -node with state $S^1 S^0 = 01$. From Table II, this l -node must hold the first non-zero request, which is the desired request. If the state of the r -node is 00, the selection action can be arbitrary since there is no desired request and any grant signal is meaningless. For simplicity, RRA-SEARCH selects the right branch. An input which currently has no request can simply ignore the received grant signal. Therefore, we conclude that RRA-SEARCH algorithm is correct for NHA. ■

Theorem 2: RRA-SEARCH algorithm is correct when it is applied to HUA.

Proof: For HUA, since one and exactly one of H_i 's is 1, $S_L^1 S_L^0 S_R^1 S_R^0 = 1 \times 1 \times$ is not possible. Also, for the r -node, $S^1 S^0 = 00$ and $S_L^1 S_L^0 S_R^1 S_R^0 = 0 \times 0 \times$ are not possible. The entries in the columns of r -node and i -node of Table II under HUA marked “—” correspond to these impossible cases. The only legal states for the r -node are 10 and 11. According to the definition of $S^1 S^0$, $S^1 S^0 = 10$ and $S^1 S^0 = 11$ are recursively defined as shown in Fig. 8, which utilize the definitions of state 00 and 01 shown in Fig. 8 to complete the definition. By Table II, the actions taken from the r -node to an l -node by RRA-SEARCH can be modeled by a finite-state automata, with its states directly corresponding to the states of the nodes in

RRA-trees and its transition diagram shown in Fig. 9. In this figure, a double-circle represents the starting state. All states can be ending states.




Fig. 8. Recursive definition of $S^1 S^0 = 10$ and $S^1 S^0 = 11$.




Fig. 9. State diagram describing RRA-SEARCH for HUA: (a) $S^1 S^0 = 10$ for the r -node; (b) $S^1 S^0 = 11$ for the r -node.

If the state of the r -node is 10, RRA-SEARCH uses transition diagram shown in Fig. 9(a) to find the desired request, if any. We need to consider two subcases. In the first subcase, all the nodes on the search path originating from the r -node and terminating at an l -node k are in the 10 state. This means there is no $R_i = 1$, and RRA-SEARCH selects the l -node k such that $H_k = 1$. In the second subcase, the search path is partitioned into two subpaths, with all nodes on the first subpath in 10 state and all nodes on the second subpath in 01 state. In this subcase, $H_k = 1$, $R_i = 0$ for $i \geq k$, there exists j such that $j < k$ and $R_j = 1$, and RRA-SEARCH selects the leftmost $R_i = 1$ to the left of k as in NHA. If the state of the r -node is 11, RRA-SEARCH uses transition diagram shown in Fig. 9(b) to find the desired request. We need to consider two subcases. In the first subcase, all the nodes on the search path originating from the r -node and terminating at an l -node k are in the 11 state. This means that $R_k = H_k = 1$, and the desired request is selected. In the second subcase, the search path is partitioned into two subpaths, with all nodes on the first subpath in 11 state and all nodes on the second subpath in 01 state. There are two possibilities for this subcase. If $H_k = 1$, and $R_i = 0$ for $i \geq k$, then the leftmost request $R_i = 1$ is selected as in NHA. If $H_k = 1$, and there exists $R_i = 1$ for $i \geq k$, then the leftmost request $R_i = 1$ to the right of l -node k is selected. Since we have considered all possible cases, the theorem holds. ■

D. Hardware Implementation

In this section, we describe the PRRA design, an algorithm-structured hardware implementation of the RRA-SEARCH algorithm. The following guidelines are used in our PRRA design: (1) use a tree to carry out the processing steps, such that the state information is collected in the up-trace (i.e. from leaves to the root), and the search is performed in the down-trace; (2) use combinational circuits as much as possible to fasten the design and the circuits must be simplified as much as possible; and (3) use flip-flops to keep the current circular pointer information, and use the tree and grant signals to update flip-flops.

The basic idea of our PRRA design is to directly implement the RRA-tree using hardware. Though the RRA-SEARCH algorithm was modeled by finite-state automatas as described in the proofs of Theorems 1 and 2, our implementation is memoryless - there is no memory at the r -node and i -node to store the state information. Memories are only needed for storing the circular pointer at the l -node level. The entire processing is partitioned into two phases, up-trace for generating $S^1 S^0$, and down-trace for searching the desired l -node and generating grant signals. The state information $S^1 S^0$ for all nodes is computed on-the-fly recursively from l -nodes towards the r -node by purely combinational circuits. Then, the RRA-SEARCH is carried out from the r -node towards l -nodes in parallel by the same circuits. The circular pointer is updated according to the search result after an arbitration cycle.

Fig. 10 shows the structure of a PRRA with 8 requests and its inputs and outputs. l -nodes are connected as a ring. Fig. 11 shows how l -nodes are connected. Each dashed rectangle represents an l -node, which mainly consists of an RS flip-flop $Head$. The output H_j of $Head_j$ being 1 indicates R_j has the highest priority. For HUA, if $G_k = 1$ for some k , then $Head_k \leftarrow 0$ and $Head_{(k+1) \bmod N} \leftarrow 1$; otherwise all $Head_i$'s remain unchanged. For NHA, requests are assigned linear priorities, with R_0 having the highest priority. If there is any desired request (i.e. $R_i = 1$ for some i), let $k = \min\{i | R_i = 1\}$. After the first arbitration cycle, $Head_{(k+1) \bmod N} \leftarrow 1$ and all other H 's remain 0. If there is no desired request, $Head_{N-1} \leftarrow 1$ and all other H 's remain 0. Then, this PRRA performs HUA for subsequent arbitration cycles. Thus, setting all $Head$'s to be 0 provides a simple initial state for HUA. It is worthy to point out that this design which automatically updates its circular pointer is suitable for many applications, such as bus arbitration.

Additional circuitry can be added to allow dynamically loading $Head$ flip-flops with a particular setting and make the circular pointer programmable. For arbiters used in RGA and RG switch schedulers, a grant signal $G_i = 1$ may or may not be accepted, depending on other conditions. If G_i is accepted, a new circular pointer is generated by the flip-flops shown in Fig. 10; otherwise, if G_i is not accepted, then the previous circular pointer should be reloaded. To handle such a situation, another flip-flop can be added in each l -node to maintain the previous $Head$ state.

An i -node is implemented as combinational circuit, as shown in the dashed rectangle in Fig. 12. It has four inputs from its two child nodes (which are either l -nodes or i -nodes): S_L^1 and




Fig. 10. Structure of a PRRA with 8 requests: (a) inputs and outputs; (b) the tree structure.




Fig. 11. l -nodes used in the PRRA.

S_L^0 from its left child, and S_R^1 and S_R^0 from its right child. It provides two outputs S^1 and S^0 to its parent node. If an i -node is the left (respectively, right) child of its parent node, then its S^1 and S^0 are identified as S_L^1 and S_L^0 (respectively, S_R^1 and S_R^0) of its parent respectively. An i -node has one input G from its parent node. If this i -node is the left (resp., right) child node of its parent node, this input is the G_L (resp., G_R) output of its parent node. It has two outputs G_L and G_R to its child nodes, which in turn are G inputs of its left and right child node respectively. An i -node u at level $\log N - 1$ is the parent node of two l -nodes v and w . The inputs S_L^1 and S_L^0 (resp. S_R^1 and S_R^0) of u are the outputs H_L and R_L (resp. H_R and R_R) of its left (resp. right) child l -node respectively. The input and output relations of an i -node are specified by the following Boolean functions.


$$S^0 = S_R^0 + S_L^0 \cdot \overline{S_R^1} \quad (3)$$

$$S^1 = S_L^1 + S_R^1 \quad (4)$$

$$G_L = G \cdot G'_L = G \cdot (S_L^0 \cdot \overline{S_R^0} + S_L^0 \cdot \overline{S_R^1} + S_L^1 \cdot \overline{S_R^0}) \quad (5)$$

$$G_R = G \cdot G'_R = G \cdot (S_L^1 \cdot \overline{S_L^0} + \overline{S_L^0} \cdot S_R^0 + S_R^1 \cdot S_R^0) \quad (6)$$


As shown in the dashed rectangle in Fig. 13, an r -node is implemented as a sub-circuit of the circuit given in Fig. 12. It has four inputs from its two child nodes: S_L^1 and S_L^0 from its left child, and S_R^1 and S_R^0 from its right child. It provides two outputs G_L and G_R , which in turn are G inputs of its left and right child node respectively. The input and output relations of

Fig. 12. Structure of an i -node.

an r -node are specified by the following Boolean functions.

$$G_L = G'_L = S_L^0 \cdot \overline{S_R^0} + S_L^0 \cdot \overline{S_R^1} + S_L^1 \cdot \overline{S_R^0} \quad (7)$$

$$G_R = G'_R = \overline{S_L^1} \cdot \overline{S_L^0} + \overline{S_L^0} \cdot S_R^0 + S_R^1 \cdot S_R^0 \quad (8)$$

Fig. 13. Structure of an r -node.

Theorem 3: PRRA operates correctly for both HUA and NHA.


Proof: Based on the recursive definition of $S^1 S^0$ (refer to Table I and Figs. 6 and 8), it is easy to verify that $S^1 S^0$ is correctly computed by Eqns. (3) and (4).

According to Theorems 1 and 2, we only need to show that signals G'_L and G'_R are generated by following Table II. We directly translate Table II into a truth table for $G'_L(r)$, $G'_R(r)$, $G'_L(i)$, and $G'_R(i)$ as shown in Table 14. Then, we assign truth values for “don’t care” conditions to obtain a truth table for G'_L and G'_R . Fig. 14 shows the combined truth table for G'_L , G'_R , $G'_L(r)$, $G'_R(r)$, $G'_L(i)$, and $G'_R(i)$. Eqns. (5), (6), (7), and (8) are obtained from this table. It is easy to verify that all *Head* flip-flops are correctly set for HUA after every arbitration cycle. ■

The PRRA design is scalable. An i -node can be used as the r -node with its input G permanently set to be 1 and its outputs S^1 and S^0 unused. Therefore, as shown in Fig. 15, an N -input PRRA can be constructed by two $N/2$ -input PRRAs and one

				HUA						NHA			
S_L^1	S_L^0	S_R^1	S_R^0	G'_L	G'_R	$G'_L(r)$	$G'_R(r)$	$G'_L(i)$	$G'_R(i)$	$G'_L(r)$	$G'_R(r)$	$G'_L(i)$	$G'_R(i)$
0	0	0	0	0	1	X	X	X	X	0	1	0	1
0	0	0	1	0	1	X	X	0	1	0	1	0	1
0	0	1	0	0	1	0	1	0	1	X	X	X	X
0	0	1	1	0	1	0	1	0	1	X	X	X	X
0	1	0	0	1	0	X	X	1	0	1	0	1	0
0	1	0	1	1	0	X	X	1	0	1	0	1	0
0	1	1	0	1	0	1	0	1	0	X	X	X	X
0	1	1	1	0	1	0	1	0	1	X	X	X	X
1	0	0	0	1	0	1	0	1	0	X	X	X	X
1	0	0	1	0	1	0	1	0	1	X	X	X	X
1	0	1	0	1	0	X	X	X	X	X	X	X	X
1	0	1	1	0	1	X	X	X	X	X	X	X	X
1	1	0	0	1	0	1	0	1	0	X	X	X	X
1	1	0	1	1	0	X	X	X	X	X	X	X	X
1	1	1	0	1	0	X	X	X	X	X	X	X	X
1	1	1	1	0	1	X	X	X	X	X	X	X	X

Fig. 14. The truth table used to generate G'_L and G'_R of the r -node and i -nodes. $G'_L(r)$ and $G'_R(r)$ represent the outputs of the r -node according to Table II. $G'_L(i)$ and $G'_R(i)$ represent the outputs of i -nodes according to Table II. G'_L and G'_R are used to generate Eqns. (5)-(8).

Fig. 15. Recursive construction of an N -input PRRA.

r -node (implemented by an i -node). Note that such a PRRA is valid for any number of inputs. If the number of inputs, M , to an N -input PRRA is less than N , we simply set $R_j = 0$ for all $M \leq j \leq N - 1$. It is easy to verify that, with a binary tree structure, PRRA has $O(\log N)$ -gate delay and consumes $O(N)$ gates.

E. A Working Example

Fig. 16 shows an example of how a 4-input PRRA of Fig. 10 works for HUA. Let the requests in the first arbitration cycle be $R_0 = 1$, $R_1 = 0$, $R_2 = 1$ and $R_3 = 1$, and let $H_0 = 1$. This case corresponds to the RRA-tree shown in Fig. 5. According to Eqns. (3) and (4), the left i -node generates its $S^1 S^0$ as 11, and the right i -node generates its $S^1 S^0$ as 01. Hence, the r -node selects the left i -node based on Eqns. (7) and (8). Then, R_0 is granted according to Eqns. (5) and (6) and H_1 is updated to 1. Fig. 16(a) shows the signals at each level in the first cycle. In the second arbitration cycle, we assume that the same request pattern repeats. The left i -node generates its $S^1 S^0$ as 10 and the right i -node generates its $S^1 S^0$ as 01. Thus, the right i -node is selected, and R_2 is granted and H_3 is set to 1. Fig. 16(b) shows the signals at each level in the second cycle. One can derive that R_3 will be granted and H_0 will be updated to 1 in the next cycle if the same request pattern repeats.

III. IMPROVED PRRA

In a PRRA, the arbitration process is decomposed into two separated subprocesses, up-trace and down-trace. In the up-




Fig. 16. A working example.

trace, input signals encoding the requests and the circular pointer information from l -nodes are transmitted and processed level by level towards the r -node. In the down-trace, the grant signal generated at the r -node is propagated level by level back to all the l -nodes. In this section, we show how to improve the PRRA design by overlapping the up-trace and down-trace, and shortening the critical path.

An *improved PRRA* (IPRRA) maintains the binary tree structure of PRRA. A 2-input IPRRA-tree is an r -node. A 4-input IPRRA-tree is composed of two 2-input IPRRAs, one r -node, and four AND gates. In general, an N -input IPRRA-tree is composed of two $N/2$ -input IPRRAs, one r -node, and N AND gates. An N -input IPRRA is composed of an N -input IPRRA-tree, the l -nodes, and the ring connection among them. Fig. 17 shows the structure of a 4-input IPRRA and an N -input IPRRA, with l -nodes omitted. The l -nodes and their interconnection are the same as in PRRA. The connections between nodes for generating $S^1 S^0$ signals also remain the same as PRRA.




Fig. 17. Recursive construction of IPRRA: (a) A 4-input IPRRA. (b) An N -input IPRRA.

In an IPRRA, we use i' -nodes instead of i -nodes. An i' -node differs from an i -node by removing G in the logic of G_L and G_R . Thus, i' -nodes and the r -node are identical in structure. Unlike an i -node, which generates its G_L and G_R signals after receiving a G signal from its parent node, an i' -node generates its G_L and G_R as soon as it receives S_L^1, S_L^0, S_R^1 and S_R^0 signals from its child nodes. Locally generated G_L and G_R signals at higher levels (those closer to the leaves) of the tree are used as filters to refine the grant signals generated at lower levels by multiple levels of added AND gates.

In the following, we give a simple analysis of the timing improvement of IPRRA over PRRA only considering the total gate delay. Refer to Eqns. (3)-(8) and assume that NOT, AND and OR gates have the same gate delay T_g . For both PRRA and IPRRA, it takes $3(\log N - 1)T_g$ time for the r -node to receive its S_L^1, S_L^0, S_R^1 and S_R^0 , and $3T_g$ time for the r -node to generate its G_L and G_R . Then, it takes $(\log N - 1)T_g$ time for all l -nodes to receive their G signals in the down-trace for PRRA. But for IPRRA, it takes T_g time for all l -nodes to receive their G signals after the grant signals are generated at the root. The total gate delay for PRRA is $3T_g(\log N - 1)T_g + (\log N - 1)T_g + 3T_g = (4\log N - 1)T_g$ and the total gate delay for IPRRA is $(3\log N + 1)T_g$. Thus, the timing improvement of IPRRA over PRRA in terms of gate delay is significant. The disadvantage of IPRRA compared with PRRA is that for large N its wire delay may dominate the total circuit delay. For any reasonable circuit layout of IPRRA, the two wires from the r -node to l -nodes are the longest. Each of these two wires is used to drive $N/2$ AND gates.

To reduce wire delay, we have an alternative design called *grouped IPRRA* (GIPRRA). Assume that $\log N$ is a multiple of k , $1 \leq k \leq \log N$. Conceptually, we divide the levels of a $(\log N)$ -level IPRRA-tree T into $\log N/k$ groups, each consisting of nodes in k consecutive levels. Based on this division, we can construct a $(\log N/k)$ -level tree T' such that each node in T' corresponds to a k -level subtree of T . Each node of T' is replaced by an IPRRA-tree of 2^k inputs.

More specifically, a 2^k -input GIPRRA-tree is a 2^k -input IPRRA-tree. A 2^{2k} -input GIPRRA-tree is composed of 2^{k+1} 2^k -input IPRRA-trees such that one of them is denoted by T_r and the others are denoted by T_i . The i -th grant output of T_r is ANDed with each of the 2^k grant outputs of the i -th T_i to generate new grants. Fig. 18(a) shows this construction. In general, a 2^{km} -input GIPRRA-tree is composed of a $2^{k(m-1)}$ -input GIPRRA-tree and $2^{k(m-1)}$ 2^k -input IPRRA-trees. The i -th grant output of the $2^{k(m-1)}$ -input GIPRRA-tree is ANDed with each of the 2^k grant outputs of the i -th IPRRA-tree to generate new grants. Fig. 18 shows the recursive construction of a GIPRRA-tree, with l -nodes omitted. The l -nodes and their interconnection of a GIPRRA are the same as in PRRA. The connections between nodes for generating $S^1 S^0$ signals also remain the same as in PRRA. Clearly, for $k = 1$, a GIPRRA is a PRRA, and for $k = \log N$, a GIPRRA can be considered as an IPRRA. For $1 < k < \log N$, the gate delay of a GIPRRA is longer than an IPRRA but shorter than a PRRA, the number of gates used in a GIPRRA is between that of a PRRA and an IPRRA, and the wire delay of a GIPRRA is bounded by the wire delay of a 2^k -input IPRRA. GIPRRAs provide tradeoffs

among several performance measures.




Fig. 18. Recursive construction of a GIPRRA: (a) A GIPRRA with $k = \frac{\log_2 N}{2}$; (b) A GIPRRA with $k = \frac{\log_2 N}{m}$ where $m \leq 2$.

To complete our discussion of IPRRA and GIPRRA, we state their correctness by the following theorem.

Theorem 4: IPRRA and GIPRRA operate correctly for both HUA and NHA.

Proof: The proof is by induction. We only prove the correctness of IPRRA since the proof for GIPRRA is similar. The theorem obviously holds for a 2-input IPRRA-tree, because it is equivalent to a 2-input PRRA-tree. Suppose the theorem holds for a 2^j -input IPRRA-tree, and consider a 2^{j+1} -input IPRRA-tree. The r -node of this tree correctly selects its subtree to continue the search for the desired request, and each of the two 2^j -input IPRRA subtrees correctly selects its desired request respectively. When each of the two grant signals of the r -node is ANDed with the grant signals of the corresponding subtrees, the new grant signals of the entire IPRRA-tree are also correct. Hence, the theorem follows. ■

IV. SIMULATION RESULTS AND COMPARISONS

In this section, we present the simulation results of PRRA, IPRRA, PPE, PPA, and SA [6] on Synopsys' design tools. We modeled the PPE and PPA as shown in Fig. 11 of [6] and Figs. 1 and 4 of [3] respectively. For SA, we modeled it according to Figs. 3, 4, and 5 of [19]. We generated Verilog HDL [8] codes for each design, compiled and synthesized them on Synopsys' *design_analyzer* using a $.18\mu m$ TSMC standard cell library from LEDA system [14], [22]. All these designs were optimized under the same operating conditions and the tool was directed to optimize area cost of each design.

Design	N=4	N=8	N=16	N=32	N=64	N=128	N=256
PPE	1.67	2.73	3.8	5.07	6.31	7.2	8.2
PPA	1.7	2.53	3.66	4.54	5.67	6.54	7.67
SA	1.36	1.51	1.79	2.26	2.72	3.35	4.08
PRRA	1.47	2.52	3.58	4.63	5.68	6.74	7.79
IPRRA	1.29	1.89	2.68	3.68	4.56	5.01	5.84

TABLE III

TIMING RESULTS OF PPE, PPA, SA, PRRA, AND IPRRA IN TERMS OF ns .

Design	N=4	N=8	N=16	N=32	N=64	N=128	N=256
PPE	53	150	349	812	1826	4010	8772
PPA	63	143	313	644	1316	2649	5325
SA	89	292	641	1318	2372	4780	9602
PRRA	31	72	155	320	651	1312	2634
IPRRA	31	82	173	356	723	1455	2907

TABLE IV

AREA RESULTS PPE, PPA, SA, PRRA, AND IPRRA IN TERMS OF THE NUMBER OF NAND2 GATES.

Table III shows the timing results of these designs in terms of ns and Table IV shows the area cost of these designs in terms of the number of 2-input NAND (NAND2) gates for $N = 4, 8, 16, 32, 64, 128$, and 256 . Although the results depend on the standard cell library used, they represent the relative performance of these designs.

As shown in Table III, the timing results of SA grow with $\log_4 N$, while the timing results of PPE, PPA, PRRA, and IPRRA grow with $\log_2 N$, which are consistent with the analysis of these designs. Among all the designs, SA runs the fastest with its less levels of basic components. However, as we pointed out in Section I, SA is not fair for nonuniformly distributed requests. IPRRA is the second fastest design with timing improvement of up to 30.8% over PPE and 25.7% over PRRA. The timing improvement of IPRRA over PRRA is not as good as our analysis given in Section III since the analysis does not consider wire delay. As we expect, timing results of PRRA and PPA are comparable due to the similarity of their binary-tree structures. But PPA cannot provide round-robin fairness as PRRA does. PPE has the longest delay since it has an N -bit thermometer encoder and an N -bit priority encoder on its critical path. For comparison purpose, consider a switch of size $N = 256$ and assume that the cell size is 64-byte, the line rate is determined by 64×8 /the arbiter speed. The line rates that a scheduler using PPE, PRRA, and IPRRA can provide are 6.24Tbps, 6.68Tbps, and 8.77Tbps respectively.

As shown in Table IV, the area results of all designs grow linearly with N . Compared with other three designs, both PRRA and IPRRA consume significantly fewer NAND2 gates with their binary tree structure and simple design of each node. SA consumes the largest number of NAND2 gates. PPE is better than SA but worse than PPA. PRRA consumes the least number of NAND2 gates. The area results of IPRRA is slightly worse than PRRA. Compared with its timing improvement, the slightly larger area cost of IPRRA than PRRA is neglectable.

The area improvement of PRRA over SA and PPE is 72.6% and 70.0%, respectively. And the area improvement of IPRRA over SA and PPE is 69.7% and 66.9% respectively. The improvement is remarkable though area cost becomes less important concern given the wealth of transistors with current VLSI technologies. As the number of arbiters needed for a scheduler is proportional to the switch size, the area improvement of PRRA and IPRRA over SA and PPE more significant for larger switch size.

In summary, PRRA and IPRRA both achieve significant improvements in timing and area cost compared with existing round-robin arbiter designs. It is important to point out that PRRA and IPRRA can be directly applied to implement maximal size matching based scheduling algorithms using round-robin arbitration, such as *i*SLIP [16], DRRM [4], and FIRM [18].

V. CONCLUDING REMARKS

In this paper, we presented two round-robin arbiter designs PRRA and IPRRA. For the purpose of balanced gate delay, wire delay, and circuit complexity, we also proposed to combine PRRA and IPRRA to obtain GIPRRA designs. We proved that our designs achieve round-robin fairness for all input patterns, which is not guaranteed by the designs of PPA [3] and SA [19]. Both PRRA and IPRRA have $O(\log N)$ -gate delay and use $O(N)$ gates, which are the same as PPE [6]. In practice, PRRA and IPRRA are much simpler and faster than PPE. Simulation results with TSMC $.18\mu m$ standard cell library show that IPRRA achieves up to 30.8% timing improvement and up to 66.9% area improvement over PPE. Due to their high performance, the proposed PRRA and IPRRA designs are very useful for implementing schedulers for high-speed switches and routers.

The distinctive feature of our parallel round-robin arbiter designs is that they are obtained using the algorithm-hardware codesign approach. These arbiter designs are essentially optimized combinational circuit implementations of a parallel search algorithm. The algorithm is devised by exploring maximum parallelism, and taking hardware implementation complexity into consideration. The circuit design is optimized to further reduce the circuit complexity and enhance performance. This approach is important for designing frequently used components in many high-performance systems, such as the round-robin arbiters in the scheduler for an $N \times N$ high-speed switch.

It is possible to further improve the performance of our designs using a k -array tree, instead of a binary tree, as the underlying structure. The tradeoffs of such kind of variations are more complex individual nodes and smaller number of levels. It is desirable to find the optimal value k such that the fastest/simplest design can be achieved.

VI. ACKNOWLEDGEMENTS

We would like to thank Drs. Yingtao Jiang, Hong Li, and Yiyang Tang for their great help in providing simulation environment and running simulations and all the reviewers for their valuable comments and suggestions on improving the quality of the paper.

REFERENCES

- [1] T. Anderson, S. Owicki, J. Saxe, and C. Thacker, "High-Speed Switch Scheduling for Local-Area Networks," *ACM Trans. Computer Systems*, vol. 1, no. 4, pp. 319-352, 1993.
- [2] H.J. Chao and J.S. Park, "Centralized Contention Resolution Schemes for a Large-Capacity Optical ATM Switch," *Proc. IEEE ATM Workshop*, pp. 11-16, 1998.
- [3] H.J. Chao, C.H. Lam, and X. Guo, "A Fast Arbitration Scheme for Terabit Packet Switches," *Proc. GLOBECOM*, 1999, pp. 1236-1243.
- [4] J. Chao, "Saturn: A Terabit Packet Switch Using Dual Round-Robin," *IEEE Commun. Mag.*, vol. 38, no. 12, pp. 78-84, 2000.
- [5] H. J. Chao, C. H. Lam, and E. Oki, *Broadband Packet Switching Technologies*, John Wiley & Sons, Inc., 2001.
- [6] P. Gupta and N. McKeown, "Designing and Implementing a Fast Crossbar Scheduler," *IEEE Micro.*, vol. 19, no. 1, pp. 20-29, 1999.
- [7] J.E. Hopcroft and R.M. Karp, "An $n^{2.5}$ Algorithm for Maximum Matching in Bipartite Graphs," *Soc. Ind. Appl. Math. J.*, vol. 2, pp. 225-231, 1973.
- [8] IEEE Standards Board, *IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language*, IEEE, New York, 1995.
- [9] J. JaJa, *Introduction to Parallel Algorithms*, Addison-Wesley, 1992.
- [10] Y. Jiang and M. Hamdi, "A Fully Desynchronized Round-Robin Matching Scheduler for a VOQ Packet Switch Architecture," *Proc. IEEE HPSR*, 2001, pp. 407-412.
- [11] Y. Jiang and M. Hamdi, "A 2-Stage Matching Scheduler for a VOQ Packet Switch Architecture," *Proc. ICC*, 2002, pp. 2105-2110.
- [12] A.C. Kam, K.Y. Siu, R.A. Barry, and E.A. Swanson, "A Cell Switching WDM Broadcast LAN with Bandwidth Guarantee and Fair Access," *J. Lightwave Tech.*, vol. 16, issue 12, pp. 2265-2280, Dec. 1998.
- [13] M.J. Karol, M.G. Hluchyj, and S.P. Morgan, "Input vs. Output Queuing on a Space-Division Packet Switch," *IEEE Trans. Commun.*, vol. 35, no. 12, pp. 1347-1356, 1987.
- [14] LEDA Systems, <http://www.ledasys.com>.
- [15] N. McKeown, M. Izzard, A. Mekittikul, W. Ellersick, and M. Horowitz, "The Tiny Tera: a Packet Switch Core," *IEEE Micro.*, vol. 17, issue 1, pp. 26-33, Jan.-Feb. 1997.
- [16] N. McKeown, "The *i*SLIP Scheduling Algorithm for Input-Queued Switches," *IEEE/ACM Trans. Networking*, vol. 7, no. 2, pp. 188-201, 1999.
- [17] N. McKeown, A. Mekittikul, V. Anantharam, and J. Walrand, "Achieving 100% Throughput in an Input-Queued Switch," *IEEE Trans. Commun.*, vol. 47, no. 8, pp. 1260-1267, 1999.
- [18] D.N. Serpanos and P.I. Antoniadis, "FIRM: a Class of Distributed Scheduling Algorithms for High-Speed ATM Switches with Multiple Input Queues," *Proc. IEEE INFOCOM*, 2000, pp. 548-555.
- [19] E.S. Shin, V.J. Mooney, and G.F. Riley, "Round-Robin Arbiter Design and Generation," *Proc. Int. Symp. Sys. Syn. (ISSS)*, 2002, pp. 243-248.
- [20] Synopsys, "Design Analyzer Datasheet," http://www.synopsys.com/products/logic/deanalyzer_ds.html, 1997.
- [21] R.E. Tarjan, *Data Structures and Network Algorithms*, Bell laboratories, Murray Hill, N.J., 1983.
- [22] TSMC, "TSMC 0.18-Micron Technology," <http://www.tsmc.com/download/enliterature/018.bro.2003.pdf>.

Dr. Si Qing Zheng received the PhD degree from the University of California, Santa Barbara, in 1987. After serving on the faculty of Louisiana State University for eleven years since 1987, he joined the University of Texas at Dallas, where he is currently a professor of computer science, computer engineering, and telecommunications engineering. Dr. Zheng's research interests include algorithms, computer architectures, networks, parallel and distributed processing, telecommunications, and VLSI design. He has published 200 papers in these areas. He was a consultant of several high-tech companies, and he holds numerous patents. He served as program committee chairman of numerous international conferences and editor of several professional journals.

Dr. Mei Yang received her PhD degree in Computer Science from the University of Texas at Dallas in Aug. 2003. She is currently an Assistant Professor in the Department of Electrical and Computer Engineering, University of Nevada, Las Vegas (UNLV). Before she joined UNLV, she worked as an assistant professor in the Department of Computer Science, Columbus State University, from Aug. 2003 to Aug. 2004. Her research interests include computer networks, wireless sensor networks, computer architectures, and embedded systems.